

**Application for Letters Patent of**

**the UNITED STATES OF AMERICA by -**

**Scott Robert Brown  
812 Sienna Drive  
Wake Forest, NC 27587**

**Mark John Kocher  
1208 Ebb Court  
Raleigh, NC 27615**

**Roy Stephen Colby  
8408 Seagate Drive  
Raleigh, NC 27615**

**and**

**Robert Joseph Dwulet  
2416 Finley Ridge Lane  
Raleigh, NC 27615**

**Being citizens of -**

**THE UNITED STATES OF AMERICA**

**For:**

**REAL-TIME DIGITAL VOLTAGE SAG COMPENSATOR**

**Customer No.: 23569**

5

## REAL-TIME DIGITAL VOLTAGE SAG COMPENSATOR

### CROSS-REFERNCE TO RELATED PATENTS

[0001] Not applicable

10

### STATEMENT REGARDING FEDERALLY SPONSORED RESEARCH OR DEVELOPMENT

[0002] Not applicable

15

### FIELD OF THE INVENTION

[0003] The present invention relates to the field of electrical power quality, and particularly to an apparatus for real-time voltage sag compensation.

20

### BRIEF DESCRIPTION OF THE DRAWINGS

[0004] The features of the invention will become more clearly understood from the following detailed description of the invention read together with the drawings in which:

Figure 1 is a circuit diagram of a basic voltage sag compensation circuit in accordance with the present invention.

25

Figure 2 is a circuit diagram of a FSM control circuit employing the voltage sag compensation circuit in accordance with the present invention.

Figure 3, is a graph illustrating the relationship of control circuit input voltage with respect to the operating condition of the inductive load.

30

Figure 4 is a graph showing the relationships of the holding and dropout conditions of the inductive load with respect to the percent of control voltage and time, starting at the beginning of a voltage sag event.

Figure 5 is a state diagram of a FSM control circuit constructed in accordance with the present invention.

5 Before one embodiment of the invention is explained in detail, it is to be  
understood that the invention is not limited in its application to the details of  
construction described herein or as illustrated in the drawings. The invention  
is capable of other embodiments and of being practiced or being carried out in  
various other ways. Further, it is to be understood that the phraseology and  
10 terminology used herein is for the purpose of description and should not be  
regarded as limiting.

## DETAILED DESCRIPTION OF THE DRAWINGS

[0005] Figure 1 illustrates a low part count, low cost, open loop, digital  
15 voltage sag compensation circuit, generally indicated by reference numeral  
10, in accordance with the present invention. The voltage sag compensation  
circuit 10 includes a full wave bridge rectifier 14, a micro-controller 18, a  
20 voltage divider 22, an output switch 26 and a regulated DC power supply 30.  
The regulated DC power supply 30 provides power to the micro-controller 18  
and a reference voltage for an analog to digital converter in the micro-  
controller 18. The voltage sag compensation circuit 10, provides a constant  
25 average current output to an electrical device 34 connected in series with the  
rectifier 14 by applying constant volt-seconds to the electrical device 34. This  
is accomplished by applying current, either AC or DC, from a power source 38  
to the input terminals 42 of the full wave bridge rectifier 14. The micro-  
controller 18, through voltage divider 22, continuously monitors the rectified  
30 DC voltage at an evenly spaced sample rate. A trigger, which can be the zero  
crossing (minimum positive value of the rectified DC half cycle) or some other  
predetermined regularly spaced event and a trigger period, which is the  
interval between triggers are both defined in the firmware of the micro-  
controller 18. A set point, measured in volt-seconds (area under the rectified  
35 DC voltage curve), is determined based on the trigger period and a particular  
current level required to maintain the electrical device 34 in a desired  
operating state. At a point initiated by the trigger, and in concurrent  
operations, a segment of the evenly spaced rectified DC voltage samples is  
evaluated by the micro-controller 18 with respect to the set point, an output  
signal is produced by the microcontroller 18 and the output signal is received

5 by the output switch **26**. The output switch **26**, which is electrically in series with the electrical device **34** and the rectified DC power, operates in response to the output signal by applying power in constant volt-seconds to the electrical device **34**. The applied constant volt-seconds produces a constant average current of that particular current level required to maintain the

10 electrical device **34** in the desired operating condition. Thus a sag in the power source **38** voltage is effectively transparent to the electrical device **34**, provided the rectified DC voltage does not drop below a level at which the voltage sag compensation circuit **10** can not provide the constant average current required to maintain the electrical device **34** in the desired operational

15 condition. Since the voltage sag compensation circuit **10** of the present invention monitors, evaluates and generates at least one output signal for each trigger period in real time, the level of constant average current applied to the electrical device **34** is more accurately maintained than current provided by a circuit which predicts an output signal based on the monitored value of

20 the previous half cycle. Accuracy of the constant average current applied to the electrical device **34** can be increased by increasing the sample rate. The sample rate is limited by the time required for the micro-controller **18** to monitor, evaluate and produce the output signal. The voltage sag compensation circuit **10** of the present invention employs a minimum number

25 of small, inexpensive and commonly available electrical components such that it can be an integral part of the electrical device **34** or can be a separate module for retrofitting an existing electrical device **34**. Micro-controllers **18** such as Microchip Corporation's 12C67X family of controllers, Motorola's 68705, Atmel's AVR Tiny or similar controllers can be used in this circuit.

30 **[0006]** Figure 2 illustrates a three wire control circuit generally indicated by reference numeral **46** which includes all of the components of the voltage sag compensation circuit **10** of Figure 1, and a start button **50**, a stop button **54**, a fly back diode **58** and an inductive load **62**, such as a coil for a contactor, relay or starter in place of the electrical device **34**. The control circuit **46** operates as a Finite State Machine, as defined by the National Institute of Standards and Technology: A model of computation consisting of a

5 set of states, a start state, an input alphabet, and a transition function which  
maps input symbols and current states to a next state. The Finite State  
Machine control circuit **46** has four distinct states; dropout, pull-in, wait for  
trigger and apply volt-seconds. The four states of the FSM control circuit **46**  
produce three distinct operating conditions of the inductive load **62**; dropout,  
10 pull-in and holding. The voltage sag compensation circuit **10**, as described  
above will provide a constant average current sufficient to maintain the  
inductive load **62** in the holding condition (desired operating condition) during  
a voltage sag in the power source **38**. However, other features of the circuit  
15 **10** are required to ensure sufficient current (about 10 time holding current) for  
the pull-in condition and a full dropout condition (no current flowing in the  
inductive load **62**) when required. The FSM control circuit **46** will not receive  
power from the power source **38** until the start button **50** is pressed.  
Therefore, the FSM control circuit **46** is in the dropout state and the inductive  
load **62** is in the dropout condition. Upon pushing the start button **50**, power is  
20 applied to the FSM control circuit **46**, which remains in the dropout state. Vdd  
from the regulated power supply **30** rises slowly and therefore, the reference  
voltage used by an analog to digital converter in the micro-controller **18** does  
not reach its proper value immediately. The unstabilized reference voltage  
can cause the monitoring of the rectified DC voltage to be inaccurate.  
25 Therefore, the firmware of the FSM control circuit **46** checks for a saturated  
A/D input, which is indicated by a maximum value in the ADC input register in  
the micro-controller **18**. When A/D input saturation is detected, the micro-  
controller **18** produces an output signal causing the output switch **26** to remain  
open, thereby maintaining the inductive load **62** in the dropout condition. This  
30 condition is maintained by the micro-controller **18** until two trigger periods  
pass without detection of an A/D input saturation. This delay allows the  
Analog to digital converter reference voltage to stabilize thereby permitting the  
analog to digital converter to provide accurate measurements. This saturation  
detection also provides over voltage protection to the output switch **26** and  
35 inductive load **62**. After the reference voltage has stabilized, the micro-  
controller **18** firmware initiates the monitoring and evaluating of the rectified  
DC voltage. When the evaluation indicates that the rectified DC power is

5 above a predetermined threshold determined by the voltage required to pull-in the inductive load **62**, the FSM control circuit **46** enters the pull-in state. During the pull-in state the output signal from the micro-controller **18** will cause the output switch **26** to close for a predetermined period of time thereby providing 100% of the rectified DC power to the inductive load **62**. As an  
10 alternative, a higher volt-seconds setpoint can be established during the pull-in state to increase the constant average current applied to the inductive load **62**. In either case, the predetermined period of time or the higher volt-seconds setpoint will be based on electrical parameters required for the particular inductive load **62** to successfully pull-in. After the pull-in state is  
15 complete, the FSM control circuit **46** enters a wait for trigger and apply volt-seconds state loop which maintains the inductive load **62** in the holding condition. During this loop of the wait for trigger and apply volt-seconds states, the micro-controller **18** operates generally as described above with respect to the voltage sag compensation circuit **10**. In the FSM control circuit  
20 **46**, there are certain situations which require immediate execution of the dropout condition and overriding of the holding condition. These situations are initiated by pressing the stop button **54**, a normally closed, momentary switch **66**, which initiates a shut down of any operation controlled by the FSM control circuit **46**, and ultimately the inductive load **62**. Certain features of the  
25 three wire FSM control circuit **46** can adversely effect this shut down operation. The start button **50** is a normally open, momentary switch **70** connected electrically in parallel with a latching contact **74** and in series with the normally closed switch **66** of the stop button **54**. The latching contact **74** is maintained in the closed position by current flowing through the inductive  
30 load **62**. The flyback diode **58** provides a current loop for the inductive load **62** during that part of the trigger period when the output switch **26** is not providing power to the inductive load **62**. This loop current is intended to protect the output switch **26** from damage, but it also extends the time required for of the inductive load **62** to dropout. Therefore, it is possible that a  
35 very rapid activation of the normally closed momentary switch **66** of the stop button **54** is not sufficiently long enough for the latching contact **74** to drop out. This rapid activation of the stop button **54** could appear as a voltage sag

5 in the power source 38 and therefore be compensated for by the voltage sag  
compensation circuit 10. Although the voltage sag compensation circuit 10  
functions in its intended manner, maintaining the inductive load 62 in a  
holding condition after pressing the stop button 54 is not acceptable. The  
10 FSM control circuit 46 must have some means of preventing voltage sag  
compensation when a dropout condition of the inductive load 62 is desired.  
Therefore, if the rectified DC voltage drops below a predetermined level after  
a predetermined time or number of trigger periods, the FSM control circuit 46  
will initiate an output signal to the output switch 26 placing the inductive load  
62 in the dropout condition. Then the micro-controller 18 will enter a "sleep"  
15 mode (very low power consumption) during which no monitoring or evaluating  
of the rectified DC voltage will be done. The "sleep" mode ensures that the  
inductive load 62 has entered the dropout condition without draining the  
stored power in the power supply 30 to a point that would require the micro-  
controller 18 to reset. A "watchdog" timer in the micro-controller 18 will  
20 monitor the length of time the micro-controller 18 is in the "sleep" mode and,  
after a predetermined period of time sufficient for the inductive load 62 to  
dropout has elapsed, "wake up" the micro-controller 18. Upon waking up, the  
FSM control circuit 46 will enter the dropout state and begin monitoring and  
evaluating the rectified DC voltage. If the rectified DC voltage is present and  
25 is above that predetermined threshold required to pull-in the inductive load 62,  
the FSM control circuit 46 will enter the pull-in state. If the rectified DC  
voltage is not present or is below the predetermined threshold required to pull-  
in the inductive load 62 the FSM control circuit 46 will remain in the dropout  
state. The predetermined level of rectified DC voltage and the predetermined  
30 time or number of trigger periods can be established by an industry standard  
or by the electrical operating characteristics of the inductive load 62 and are  
maintained in the firmware of the micro-controller 18.

[0007] The following description is associated with both Figure 3 and  
Figure 5. The graph of Figure 3 illustrates a comparison of control circuit  
35 input voltage versus each of the three operating conditions; pull-in, holding  
and dropout, of the inductive load 62. Figure 5 is a state diagram of the FSM

5 control circuit 46. When the start button is pressed, the input voltage to the  
10 FSM control circuit 46 begins to rise, the FSM control circuit 46 is in the  
dropout state and the inductive load 62 is in the dropout condition. In the  
dropout state, the FSM control circuit 46 output signal to the output switch 26  
is OFF. When the FSM control circuit 46 voltage reaches about 80% of its  
15 nominal value the FSM control circuit 46 enters the pull-in state and the  
inductive load 62 is in the pull-in condition. In the pull-in state, the FSM  
control circuit 46 output signal to the output switch 26 is ON. With control  
voltage at its nominal level and after the pull-in state is complete, the FSM  
control circuit 46 enters the wait for trigger/apply volt-seconds state loop and  
20 the inductive load 62 is in the holding condition. In the wait for trigger state,  
the FSM control circuit 46 output signal to the output switch 26 is OFF and in  
the apply volt-seconds state, the FSM control circuit 46 output signal to the  
output switch 26 is ON. During a voltage sag event in which the control  
voltage does not drop below the dropout threshold, the FSM control circuit 46  
25 will remain in the wait for trigger/apply volt-seconds state loop and the  
inductive load 62 will remain in the holding condition. When the control  
voltage returns to its nominal level the FSM control circuit 46 will remain in the  
wait for trigger/apply volt-seconds state loop and the inductive load 62 will  
remain in the holding condition. During a voltage sag event in which the  
30 control voltage drops below the dropout threshold, the FSM control circuit 46  
will remain in the wait for trigger/apply volt-seconds state loop and the  
inductive load 62 will remain in the holding condition for a delay period of up  
to, for instance, 75 milliseconds. If the control voltage does not rise above the  
dropout threshold within the delay period, the FSM control circuit 46 will enter  
the dropout state and the inductive load 62 is in the dropout condition.

[0008] The graph of Figure 4 illustrates, in general, typical relationships  
of the holding and dropout conditions of the inductive load 62 with respect to  
the percent of control voltage and time, starting at the beginning of a voltage  
sag event. Zero on the time line of this graph indicates the point at which a  
35 voltage sag event starts. This graph illustrates operating parameters which  
one might expect to find in an industry standard. It is not intended to reflect

5 operating parameters of the claimed control circuit or any currently known industry standards or requirements. The FSM control circuit **46** must maintain the inductive load **62** in the holding condition for voltage sags down to 0% of the control voltage for a very short time period (for instance up to 75 milliseconds) at the beginning of a voltage sag event, and for lesser

10 percentages of voltage sag over a longer time period, as shown in the stepped holding state line of Figure 4. The FSM control circuit **46** must cause the inductive load **62** to be in the dropout condition when the control voltage sag remains below a dropout threshold, for instance 20% of control voltage, after the initial deep voltage sag, as shown by the dropout line in Figure 4.